



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/707,797

01/13/2004

Wayne F. Ellis

BUR920030151US1

1796

21918 7590 05/28/2008
DOWNS RACHLIN MARTIN PLLC
199 MAIN STREET
P O BOX 190
BURLINGTON, VT 05402-0190

EXAMINER

MERANT, GUERRIER

ART UNIT

PAPER NUMBER

2117

MAIL DATE

DELIVERY MODE

05/28/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/707,797	Applicant(s) ELLIS ET AL.	
	Examiner Guerrier Merant	Art Unit 2117	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 15 November 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 7-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 7-26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

1. Applicant's arguments/amendment with respect to the rejection(s) of claims 7-26, filed 11/15/07, have been fully considered and persuasive. The prior art of record (e.g. **Irrinki et al**) fails to disclose "a third memory element for accumulating failed row and column addresses and assigning each of the failed row and column addresses a particular weight." Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of **Park et al (US 6,574,757 B1)**. **Park et al** discloses an integrated redundancy architecture for providing BIST redundancy allocation to an embedded memory system, the architecture comprising:

- a. a BIST (*e.g. item 11, fig. 1*) for identifying and transmitting row and column addresses from failed embedded memory (*e.g. col. 6, lines 49-65*);
- b. a memory element (*e.g. fig. 6A-6J*) for accumulating the failed row and column addresses transmitted from said BIST and assigning each of the failed row and column addresses a particular weight value (*e.g. count the number of failed row or column addresses that matches the failed column or row that are already stored*) based on the number of like addresses already accumulated in said third memory element and their relative locations within the memory system (*e.g. col. 10, lines 6-46*);
- c. and means for allocating assigning ones of the failed row and column addresses having weights (or number of defective cells) greater than a threshold

Art Unit: 2112

for permanent storage in said first or second memory element (e.g. col. 11, lines 39-64).

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to implement the teaching of Irrinki et al with the one taught by Park et al in order to “*maintain almost constant repair coverage, although the number of the redundancies and the number of the faults are increased*” (e.g. col. 15, lines 60-65).

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

d. The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

e. Amendments with regards to previous 35 U.S.C. 112, second paragraph rejections are withdrawn.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 7, 9-13, 14, 16-23 & 25-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Irrinki et al (US 5,987,632) and further in view of Park et al (US 6,243,307 B1).

As per claim 7: Irrinki et al substantially teaches an integrated redundancy architecture for providing BIST redundancy allocation to an embedded memory system, the architecture comprising:

- f. a BIST (*e.g. item 120, fig. 1*) for identifying and transmitting row and column addresses from failed embedded memory (*e.g. col. 3, lines 56-63; col. 4, lines 6-17; col. 5, lines 20-52*);
- g. a first memory element (*e.g. items 310, 314, fig. 3*) for storing row addresses that have been assigned for repair by row redundancy (*e.g. col 6, lines 49-52*);
- h. a second memory element (*e.g. items 320, 324, fig. 3*) for storing repaired column addresses that have been assigned for repair or correction by column redundancy (*e.g. col. 6, lines 52-56*);
- i. means for allocating assigning ones of the failed row and column addresses having weights (or number of defective cells) greater than a threshold for permanent storage in said first or second memory element (*e.g. col. 9, lines 29-50*).

Not explicitly teaching by Irrinki et al is "a third memory element for accumulating failed row and column addresses and assigning each of the failed row and column addresses a particular weight." However, Park et al (US 6,574,757 B1). Park et

Art Unit: 2112

al teaches an integrated redundancy architecture for providing BIST redundancy allocation to an embedded memory system, the architecture comprising:

- j. a BIST (*e.g. item 11, fig. 1*) for identifying and transmitting row and column addresses from failed embedded memory (*e.g. col. 6, lines 49-65*);
- k. a memory element (*e.g. fig. 6A-6J*) for accumulating the failed row and column addresses transmitted from said BIST and assigning each of the failed row and column addresses a particular weight value (*e.g. count the number of failed row or column addresses that matches the failed column or row that are already stored*) based on the number of like addresses already accumulated in said third memory element and their relative locations within the memory system (*e.g. col. 10, lines 6-46*);
- l. and means for allocating assigning ones of the failed row and column addresses having weights (or number of defective cells) greater than a threshold for permanent storage in said first or second memory element (*e.g. col. 11, lines 39-64*).

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to implement the teaching of **Irrinki et al** with the one taught by **Park et al** in order to “*maintain almost constant repair coverage, although the number of the redundancies and the number of the faults are increased*” (*e.g. col. 15, lines 60-65*).

Art Unit: 2112

5. As per claim 14: **Irrinki et al** substantially a method of providing BIST redundancy allocation to an embedded memory system, comprising the steps of:

a) identifying failed row and column addresses of defective memory blocks in said embedded memory system (*e.g. col. 3, lines 56-63; col. 4, lines 6-17; col. 5, lines 20-52*);

d) and transferring said failed row and column addresses associated with the most fails from said third memory element to first (*e.g. items 310, 314, fig. 3*) and second memory elements (*e.g. items 320, 324, fig. 3*) according to a decision algorithm (*e.g. col. 6, lines 49-56*).

b) accumulating said failed row and column addresses identified in step a in a third memory element.

But **Irrinki et al** fails to explicitly teaches a third memory element for accumulating the failed row and column addresses transmitted from said BIST and assigning them a particular weight value based on the number of like addresses already accumulated in said third memory element and their relative locations within the memory system; and means for allocating redundancy resources of the memory system. However, **Park et al (US 6,574,757 B1)**. **Park et al** teaches an integrated redundancy architecture for providing BIST redundancy allocation to an embedded memory system, the architecture comprising:

m. a BIST (*e.g. item 11, fig. 1*) for identifying and transmitting row and column addresses from failed embedded memory (*e.g. col. 6, lines 49-65*);

n. a memory element (e.g. fig. 6A-6J) for accumulating the failed row and column addresses transmitted from said BIST and assigning each of the failed row and column addresses a particular weight value (e.g. *count the number of failed row or column addresses that matches the failed column or row that are already stored*) based on the number of like addresses already accumulated in said third memory element and their relative locations within the memory system (e.g. col. 10, lines 6-46);

o. and means for allocating assigning ones of the failed row and column addresses having weights (or number of defective cells) greater than a threshold for permanent storage in said first or second memory element (e.g. col. 11, lines 39-64).

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to implement the teaching of **Irrinki et al** with the one taught by **Park et al** in order to “*maintain almost constant repair coverage, although the number of the redundancies and the number of the faults are increased*” (e.g. col. 15, lines 60-65- *Park et al*).

6. Claim 21: **Irrinki et al** substantially teaches an integrated circuit comprising:

p. an embedded memory system having a plurality of row and column redundancies (e.g. items 412 7 422, fig. 4)

- q. a BIST (*e.g. item 120, fig. 1*) for identifying row and column addresses of defective memory blocks in said embedded memory system (*e.g. col. 3, lines 56-63; col. 4, lines 6-17; col. 5, lines 20-52*);
- r. a first memory element (*e.g. item 314, fig. 3*);
- s. a second memory element (*e.g. item 324, fig. 3*).

But Irrinki et al fails to explicitly teaches a third memory element for accumulating the failed row and column addresses transmitted from said BIST and assigning them a particular weight value based on the number of like addresses already accumulated in said third memory element and their relative locations within the memory system; and means for allocating redundancy resources of the memory system. However, Park et al (US 6,574,757 B1). Park et al teaches an integrated redundancy architecture for providing BIST redundancy allocation to an embedded memory system, the architecture comprising:

- t. a BIST (*e.g. item 11, fig. 1*) for identifying and transmitting row and column addresses from failed embedded memory (*e.g. col. 6, lines 49-65*);
- u. a memory element (*e.g. fig. 6A-6J*) for accumulating the failed row and column addresses transmitted from said BIST and assigning each of the failed row and column addresses a particular weight value (*e.g. count the number of failed row or column addresses that matches the failed column or row that are already stored*) based on the number of like addresses already accumulated in said third memory element and their relative locations within the memory system (*e.g. col. 10, lines 6-46*);

Art Unit: 2112

v. and means for allocating assigning ones of the failed row and column addresses having weights (or number of defective cells) greater than a threshold for permanent storage in said first or second memory element (e.g. col. 11, lines 39-64).

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to implement the teaching of Irrinki et al with the one taught by Park et al in order to “*maintain almost constant repair coverage, although the number of the redundancies and the number of the faults are increased*” (e.g. col. 15, lines 60-65).

7. Claim 9: Irrinki et al and Park et al teach an integrated redundancy architecture as in claim 7 above, wherein said first memory element includes a register for storing row addresses that have been assigned for repair by row redundancy (e.g. item 314, fig. 3; Irrinki et al - item 25, fig. 1; Park et al).

8. Claim 10: Irrinki et al and Park et al teach an integrated redundancy architecture as in claim 7 above, wherein said second memory element includes a register for storing column addresses that have been assigned for repair by column redundancy (e.g. item 324, fig. 3; Irrinki et al – item 26, fig. 1; Park et al).

Art Unit: 2112

9. Claims 11 & 18: Irrinki et al and Park et al teach an integrated redundancy architecture/method as in claims 7 & 14 above, wherein said third memory element includes a register (*e.g. item 300, fig. 1*) for accumulating the failed row and column addresses transmitted from said BIST (*e.g. see figs. 6; Park et al*).

10. Claims 12-13, 19-20 & 22-23: Irrinki et al and Park et al teach an integrated redundancy architecture/method as in claims 7, 14 & 21 above, further comprising a finite state machine (*e.g. item 210, fig. 2; Irrinki et al*) having a decision algorithm, said finite state machine in electrical communication with said first memory element, said second memory element, and said third memory element (*e.g. col. 4, lines 55-67 & col. 5, lines 28-51; Irrinki et al*).

11. Claims 16 & 25: Irrinki et al and Park et al teach an integrated circuit and method as in claims 14 and 21 above, wherein said first memory element includes a register for storing said failed row addresses (*e.g. item 312, fig. 3; Irrinki et al*).

12. Claims 17 & 26: Irrinki et al and Park et al teach an integrated circuit and method as in claims 14 and 21 above, wherein said second memory element includes a register for storing said failed column addresses (*e.g. item 322, fig. 3; Irrinki et al*).

Art Unit: 2112

13. Claims 8, 15 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Irrinki et al and Park et al as applied to claims 7, 14 and 21 above, and further in view of Ohtani et al (US 2002/0196683 A1).

14. As per claims 8, 15 and 24: Irrinki et al and Park et al fail to teach said first, second, and third memory elements include the function of content addressable memory. However, Ohtani et al teaches a circuit/method for of providing BIST redundancy allocation to an embedded memory system comprising storage elements (e.g. items MCR11, MCR12, MCC11 fig. 3) and wherein the storage elements include the function of content addressable memory (e.g. [0175], [0178], and [0187]).

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to replace the memory of Irrinki et al and Park et al with the memory of Ohtani et al in order to accomplish the same function.

Conclusion

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Exr. Merant Guerrier whose telephone number is (571) 270-1066. The examiner can normally be reached Monday through Thursday from 10:30 a.m. to 3:30 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis Jacques, can be reached on (571) 272-6962. Draft or

Art Unit: 2112

Informal faxes, which will not be entered in the application, may be submitted directly to the examiner at (571) 270-2066.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Guerrier Merant
05/23/08

/JACQUES H LOUIS-JACQUES/
Supervisory Patent Examiner, Art Unit 2117